

Compal Confidential

Nano 110

DIS M/B Schematics Document

Intel Skylake / Kabylake U Processor with DDR4


AMD R17M-M1-70

2016-12-05

LA-D562P

REV : 2 . 0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
				Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				C	LA-D562P
				Date:	Monday, April 10, 2017
				Sheet	1 of 52
				Rev	2.0



Voltage Rails

power plane				
State				
S0	O	O	O	O
S3	O	O	O	X
S5 S4/AC	O	O	X	X
S5 S4/ Battery only	O	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

EC SM Bus1 address

Device	Address
Smart Battery	0001 011x

PCH SM Bus address

Device	Address
DDR_DIMM1	1010 000x A0h

SMBUS Control Table

	SOURCE	GPU	BATT	NECP388	SODIMM	SOC
SMB_EC_CK1	NECP388	X	V	X	X	X
SMB_EC_DA1	+3VALW		+3VALW			
SMB_EC_CK2	NECP388	V	X	X	X	V
SMB_EC_DA2	+3VS	+3VGS				+3VALW
PCH_SMBCLK	PCH	X	X	X	V	X
PCH_SMBDATA	+3VALW				+3VS	
PCH_SMLCLK	PCH	X	X	X	X	X
PCH_SMLDATA	+3VALW					
SMLCLK	PCH	V	X	V	X	X
SMLDATA	+3VALW	+3VGS		+3VS		

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V(RAM)	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

USB Port Table

	USB 2.0	Port	3 External USB Port
EHC11	UHCI0	1	USB Port (Left Side) USB3.0
		2	
		3	
	UHCI1	4	USB Port (Left Side) USB2.0
		5	Camera
	UHCI3	6	Card Reader
		7	NGFF(WLAN)

USB 3.0 Port Table

Port	
1	
2	USB3 MB(JUSB1)
3	
4	
5	
6	

SATA Port Table


Port	
0	HDD
1	ODD

PCIe Port Table

Port	Lane	
1	1	GPU
2	2	
3	3	
4	4	
5		LAN NGFF WLAN+BT
6		
7		
8		
9		
10		

BOM Structure Table

Item	BOM Structure
CIWPO (14")	14@
CIWPI (15")	15@
GPU R16M-M1-30	M1@
GPU R17M-M1-70	M2@
For DIS	PX@
For UMA	UMA@
Camera	CMOS@
EMI pop	EMI@
EMI Un-pop	@EMI@
ESD pop	ESD@
ESD Un-pop	@ESD@
RF pop	RF@
RF unpop	@RF@
R-Short	RS@
Test Point	TP@
VRAM indentify	X76@
System RAM indentify	X76RAM@
HDMI Royalty	45@
Connector	ME@
SA000092F60	CPU1@
SA0000920A0	CPU2@
SA000094250	CPU3@
SA000093780	CPU4@
SA00009QZ10	CPU5@
SA00009QX10	CPU6@
SA0000ACL40	CPU7@
SA0000A3430	CPU8@
SA0000A3730	CPU9@
SA0000A3870	CPU10@
X7667538L01	S4G@
X7667538L02	M4G@
X7667538L06	M4G2@
X7672938L04	S4G2@
X7672938L05	H4G@
X7667538L03	JS2G@
X7667538L04	JM2G@
X7667538L05	JH2G@



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				C	LA-D562P
				Date:	Monday, April 10, 2017
				Sheet	3 of 52
				Rev	2.0

M1-70 VRAM STRAP

X76@		X76@					
Vendor UV3, UV4, UV5, UV6		ID	PS_3[3]	PS_3[2]	PS_3[1]	R_pu RV21	R_pd RV24
JS2G@ X7667538L03	Samsung 4096Mbits 2GBytes SA000076P80 256MX16 K4W4G1646E-BC1A	0	0	0	0	NC	4.75K
JM2G@ X7667538L04	Micron 4096Mbits 2GBytes SA00009HF00 256MX16 MT41J256M16LY-091G:N	1	0	0	1	8.45K	2K
JH2G@ X7667538L05	Hynix 4096Mbits 2GBytes SA00008DN00 256MX16 H5TC4G63CFR-N0C	2	0	1	0	4.53K	2K
		4	1	0	0	4.53K	4.99K
		5	1	0	1	3.24K	5.62K
		6	1	1	0	3.4K	10K








R_pu (Ω)	R_pd (Ω)	Bits [3:1]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111
Note: 0402 1% resistors are required.		

Power-Up/Down Sequence

"M1" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:


- All the ASIC supplies must reach their respective nominal voltages within 20ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/μs.
- It is recommended that the 3.3-V rail ramp up first.
- It is recommended that the 0.95-V rail reach at least 90% of its nominal value no later than 2ms from the start of VDDC ramping up.
- The power rails that are shared with other components on the system should be gated for the dGPU so that when dGPU is powered down (for example AMD PowerXpress™ idle state), all the power rails are removed from the dGPU.
- The gate circuits must meet the slew rate requirement (such as ≤ 50mV/us)
- VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
- For power down, reversing the ramp-up sequence is recommended.







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	SKL-U(1/12)DDI,EDP,MISC,CMC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custian	LA-D562P
				Date	Monday, April 10, 2017
				Sheet	5 of 52

Interleaved Memory









Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/29	Deciphered Date	2016/01/29	File
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc. Number
				LA-562P
				Date: Monday, April 10, 2017
				Sheet 6 of 22



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	SKL-U(3/12)SPI,SMB,LPC,ESPI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date	Monday, April 10, 2017
				Sheet	7 of 52
				Rev	2.0
				LA-D562P	




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	SKL-U(4/12)HDA,EMMC,SDIO,CSI2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MUST NOT BE TRANSFERRED FROM THE CUSTOMER TO THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-D562P	2.0
				Date:	Monday, April 10, 2017	Sheet 8 of 52




DGPU [20] CLK_PCIE_GPU#
[20] CLK_PCIE_GPU#
[21] GPCLK_REQ#

LAN [34] CLK_PCIE_LAN#
[34] CLK_PCIE_LAN#
[34] LANCLK_REQ#



NGFF WL+BT (KEY E) [30] CLK_PCIE_WLAN#
[30] CLK_PCIE_WLAN#
[30] WLANCLK_REQ#





YC1 need to be replaced by 38.4MHz (30ohm ESR) XTAL for Cannonlake-U



Follow 546765_2014NW48_Skylake_MOW_Rev_1_0
Stuff 2.7k ohm(RC35) PU for Skylake-U
Stuff 60.4 ohm(RC110) PD for Cannonlake-U









Only For Power Sequence Debug













DVT delete 10K PU for DDR layout



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-D562P
				Date:	Monday, April 10, 2017
				Sheet	9 of 52
				Rev	2.0






Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2014/05/19	Deciphered Date	2015/12/31	SKL-U(8/12)Power <div> <div>Size</div> <div>Document Number</div> <div>Rev</div> </div> <div> <div>Custor</div> <div>LA-D562P</div> <div>2.0</div> </div>			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Monday, April 10, 2017 Sheet 12 of 52			




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	SKL-U(9/12)Power
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-D562P
				Date	Monday, April 10, 2017
				Sheet	13 of 52
				Rev	2.0



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2014/05/19		Deciphered Date		2015/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SKL-U(10/12)Power,SVID			
								Size Custom	Document Number		Rev 2.0
								Date:		Monday, April 10, 2017	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(11/12)GND	
Size	Custom	Document Number	LA-D562P	Rev	2.0
Date:	Monday, April 10, 2017	Sheet	15	of	52




Display Port Presence Strap

CFG4

1 : Disabled; No Physical Display Port
attached to Embedded Display Port

0 : Enabled; An external Display Port device is
connected to the Embedded Display Port




Follow 544669_SKL_U_DDR3L_RVP7_schematic_rev1.0

Stuff 100k(RC99) for Cannonlake.



Un-stuff 100k(RC99) for Skylake

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2014/05/19		Deciphered Date		2015/12/31		Title			
Size		Custom		Document Number		LA-D562P		Rev			
Date:		Monday, April 10, 2017		Sheet		16		of		52	
										2.0	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




CLOCK TERMINATION




Data mapping

U2	DQ	U3	DQ	U4	DQ	U5	DQ
DQ0	D3	DQ0	D19	DQ0	D35	DQ0	D51
DQ1	D1	DQ1	D17	DQ1	D33	DQ1	D49
DQ2	D2	DQ2	D18	DQ2	D34	DQ2	D50
DQ3	D0	DQ3	D16	DQ3	D32	DQ3	D48
DQ4	D7	DQ4	D23	DQ4	D39	DQ4	D55
DQ5	D5	DQ5	D21	DQ5	D37	DQ5	D53
DQ6	D6	DQ6	D22	DQ6	D38	DQ6	D54
DQ7	D4	DQ7	D20	DQ7	D36	DQ7	D52
DQ8	D10	DQ8	D26	DQ8	D42	DQ8	D58
DQ9	D8	DQ9	D24	DQ9	D40	DQ9	D56
DQ10	D11	DQ10	D27	DQ10	D43	DQ10	D59
DQ11	D9	DQ11	D25	DQ11	D41	DQ11	D57
DQ12	D14	DQ12	D30	DQ12	D46	DQ12	D62
DQ13	D13	DQ13	D29	DQ13	D45	DQ13	D61
DQ14	D15	DQ14	D31	DQ14	D47	DQ14	D63
DQ15	D12	DQ15	D28	DQ15	D44	DQ15	D60






Layout Note:
Place near JDIMM1



Note:
Check voltage tolerance of VREF_DQ at the DIMM socket



Place these caps on the VTT plane close to DIMM








Reverse Type
2-3A to 1 DIMMs/channel





Security Classification	2014/11/10	Compal Secret Data	2016/11/10	Title
Issued Date	Deciphered Date			Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Rev 2.8
LA-D562P				Rev 2.8
Monday, April 10, 2017				Sheet 18 of 82

[6.17] DDR_A_MAP.14







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/07	Deciphered Date	2016/01/07	Title	R16M-M1-70(1/5) PCIe/DP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	LA-D562P
				Date: Monday, April 10, 2017	Rev 2.0
				Sheet 20 of 52	







Capacitor Divider Lookup Lable	
Cap (nF)	Bitd [5:4]
680nF	00
82nF	01
10nF	10
NC	11



+1.8VALW TO +1.8VGS
+1.0VALW TO +1.0VGS
Load switch




+3VS to +3VGS





Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2015/01/07		Deciphered Date		2016/01/07		Title	
								EXO/MESO(3/5) PWR/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.									
Size		Document		Number				Rev	
Custom						LA-D562P		2	
Date:		Monday, April 10, 2017				Sheet		22 of 52	

DDR3L Memory Channel Rank 0:A0

- [24,26] M_DA[63..0] M_DA[63..0]
- [24,26] M_MA[15..0] M_MA[15..0]
- [24,26] M_DQM[7..0] M_DQM[7..0]
- [24,26] M_DQS[7..0] M_DQS[7..0]
- [24,26] M_DQS# [7..0] M_DQS# [7..0]





SINGLE RANK:RV102,RV103 install 40.2 ohms






Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2015/01/07	Deciphered Date	2016/01/07	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					EXO/MESO_DDR3L_A1 Rank 0		
					Size	Document Number	Rev
					Custom	LA-D562P	2.0
					Date:	Monday, April 10, 2017	Sheet 25 of 52

DDR3L Memory Channel Rank 0:A1





SINGLE RANK:RV139,RV140 install 40.2 ohms




Security Classification	Compal Secret Data		Title	
Issued Date	2015/01/07	Deciphered Date	2016/01/07	EXO/MESO_DDR3L_A2 Rank 0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number
				Custom LA-D562P
				Rev 2.0
				Date: Monday, April 10, 2017
				Sheet 26 of 52


Camera





eDP PANEL Conn.










LCD Power Circuit



From PCH
From EC




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				eDP/CAMERA	
Size B	Document Number	LA-D562P		Rev 2.0	
Date:	Monday, April 10, 2017	Sheet	27	of 52	




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI CONN
Size	Document Number	LA-D562P		Rev
2	28	2.0		52
Date: Monday, April 10, 2017	Sheet	28	of	52

HDD



ODD






[illegible]

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NGFF CARD		
				Size	Document Number	Rev
				LA-D562P		
Date: Monday, April 10, 2017				[Sheet 30 of 52]		


Lid switch

For Debug




For TP module


1	1	L
2	2	R
3	3	GND
4	4	CLK
5	5	DAT
6	6	VCC




NOVO BTN




FAN Conn




KB








KB Power BTN








LED





CPU








These components close to Pin 17, 18





RJ-45 CONN.



25MHZ CRYSTAL







ESD



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title		
				LAN RTL8107E		
				Size	Document Number	Rev
					LA-D5622P	2.0
				Date	Monday, April 10, 2017	Sheet 34 of 52



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2011/06/24		2012/07/12		DC Interface	
Size		Document Number		LA-D562P	
C		Rev		2.0	
Date: Monday, April 10, 2017		Sheet		37 of 52	


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title	PWR- DCIN / Vin Detector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number SKL
				Date: Monday, April 10, 2017	Rev 2.0
				Sheet 38 of 52	



PH201 under CPU botten side :
CPU thermal protection at 93 +/-3 degree C
Recovery at 56 +/-3 degree C




03CH <BIT9> PSYS current gain
R1 = 10mΩ and R2 = 5mΩ or R1 = 10mΩ and R2 = 10mΩ
BIT0 = 1.14uA/W
BIT1 = 0.285uA/W
=====

R1 = 20mΩ and R2 = 10mΩ or R1 = 20mΩ and R2 = 20mΩ
BIT0 = 2.28uA/W
BIT1 = 0.57uA/W

Ipsys = KPSYS x (VADP x IADP + VBAT x IBR)
R_Psys = 1.2V / Ipsys
KPSYS = 1.14uA/W
adapter wattage = 45W
Battery wattage = 40Wh
Ipsys = 1.14 x (45+40) = 96.9uA
R_Psys = 1.2V / 96.9uA = 12.3K-ohm.
=====

adapter wattage = 65W
Battery wattage = 40Wh
Ipsys = 1.14 x (65+40) = 119.7uA
R_Psys = 1.2V / 96.9uA = 10K-ohm.

Protection for reverse input




max Power loss 0.22W for 90W; 0.12W for 65W system; 0.05W for 45W
CSR rating: 1W
VCSIP-VCSIN spec < 81mV

****Design Notes****
For 45W/65W /90W system, 2S/3S/4S battery
Maximum Charging current 3.5A
Maximum Battery discharge power 55W
#Register Setting
1. 0X3DH bit10 set 0 (default 1) to enable turbo boost function
2. Disable turbo when AC only
#Circuit Design
1. ACLIM and CCLIM are divider voltage control.
2. Use 7X7 choke and 3X3 H/L side MOSFET
Charge current 3A
Power loss : 1.79W (H/S=0.227W, L/S=1.2738W, Choke=0.297W)
Power density : 0.61 (23X16)
#Protect function
1. ACOVP : VCC voltage > 24V
2. SMBus timeout : 0X3DH bit15 set 0 (default 0) to enable 175s(default).
3. ACOC : 0X3CH bit4 set1 release adapter limit function (default:Enable).
4. CHGOC : based on charge current setting
5. BATOV : 4.6V/Cell
6. BATLOWV : No.
7. TSHUT : 150C

Module model information
ISL95520_Hybrid_Boost_V2.mdd


PR729 and PR732 are ACDET set ting base on your project to set



Rds(on) = 32mohm max
Vgs = 20V
Vds = 30V
ID = 8A (Ta=70C)

Rds(on) = 32mohm max
Vgs = 20V
Vds = 30V
ID = 8A (Ta=70C)

Support max charge 3.5A
Power loss: 0.245W
CSR rating: 1W
VCSPP-VCSIN spec < 81mV




For A31 only.
Turn off Charger IC on battery only.
Depend on customer design for
system power consumption.

Security Classification		Compal Secret Data		Title	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	PWR_CHARGER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	Rev 2.0
Date:		Monday, April 10, 2017		Sheet	40 of 52


Module model information

SY8286B_V1.mdd




Module model information


SY8286C_V1.mdd



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR- 3VALW/5VALW-SY8286B&C	
Size	Document	Number	Rev	Date: Monday, April 10, 2017	
41	Sheet	41	of	52	




Module model information
SY8003A_V1.mdd



Note:
When design Vin=5V, please stuff snubber
to prevent Vin damage

Security Classification		Compal Secret Data		Title	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Rev
				Document Number	2.0
				SKL	
				Date: Monday, April 10, 2017	Sheet 42 of 82


Module model information
APL5930_V2.mdd



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8V PRIM	
Size	Document	Number	Rev		2.0
Date:	Monday, April 10, 2017	Sheet	43	of	53

Module model information
SY8288_V1.mdd

Confirm HW side



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				C	Z_SKL
				Date:	Monday, April 10, 2017
				Sheet	44 of 52
				Rev	2.0

```
Module model information
NCP81208_U22_V1A.mdd for IC portion
NCP81208_U22_V1B.mdd for SW portion
```

```

IccMAX@SA= 5A
RiccMAX@SA= 15.8K --->PRI65

RiccMAX@SA= IccMAX*2V/10uA/64A

IOUTSP@SA= 5A
RIOUTSP@SA=69.8K --->PRI14

RIOUTSP= 2V/(gm*(Rth+RCSSP)*IccMAX*DCR
/(RHPSP+Rth+RCSSP))


OCP@SA= 9.5A
RLIMSP@SA=24K --->PRI5

RLIMSP= 1.3V/(gm*(Rth+RCSSP)*IoutLIMIT*DCR
/(RHPSP+Rth+RCSSP))

Load_line@SA= 10.3m
RDRFSP@SA=1.78K --->PRI4

RDRFSP= Load_line*(RHPSP+Rth+RCSSP)
/(gm * DCR) /(Rth+RCSSP)

```



```

U22  OCP@GT= 40A
RLIM@GT=12.4K  --->PRI39

RLIM= IoutLIMIT * Load line/10

U22  IccMAX@GT= 31A
RiccMAX2ph= 48.7K  --->PRI63

RiccMAX2ph= (IccMAX2Ph+32)*200K Ohn/ 127

U22  Iout@GT= 31A
RIOUT@GT=25.5K  --->PRI23

RIOUT= 2* RLIM / (10 * IOUTICCMAX * Load line)

U22  Load line@GT= 3.1m
RPH@GT=84.5K  --->PRI30,PRI38

Load line= (RCS2+(RCS1*Rth/(RCS1+Rth)))
*IOUTTOTAL * DCR/RPH

```

472mV/120uA=3.933K
Active Point110 degreeC = 4.206K

```
NCP81208 Operating Frequency Rosc=33.2K
I/A and GT are 450KHz
NCP81208 Operating Frequency Rosc=24K
and SA is 600KHz
```

472mV/120uA=3.933K
Active Point110 degreeC = 4.206K

```

U22 Load_line@VCORE= 2.35m
RDRPSP@VCORE=2.1K ---->PRI56

RDRPSP= Load_line*(RHPSP+Rth+RCSSP)
/(gm*DCR)/(Rth+RCSSP)

IccMAX@VCORE= 28A
RIccMAX@VCORE= 87.6K ---->PRI64

RIccMAX@VCORE= IccMAX*2V/10uA/64A

IOUTSP@VCORE= 28A
RIOUTSP@VCORE=64.9K ---->PRI42


RIOUTSP= 2V/(gm*(Rth+RCSSP))*ICCMAX*DCR
/(RHPSP+Rth+RCSSP)

OCP@VCORE= 35A
RLIMP@VCORE=33.4K ---->PRI53

RLIMP= 1.3V/(gm*(Rth+RCSSP))*IoutLIMIT*DCR
/(RHPSP+Rth+RCSSP)

```


CPU POWER STAGES



Title		Power Stage	
Size	Document Number	Rev 2.0	
Date:	Monday, April 10, 2017	Sheet	46 of 52


VCC CORE Place on CPU Back Side @ V09
22U_0603 * 28 pcs +1U_0201*35 pcs

VCC GT Place on CPU Back Side @ V09
22U_0603 * 29 pcs +1U_0201*12 pcs



Security Classification		Compal Secret Data		Title	
Issued Date	2016/07/27	Deciphered Date	2016/07/27	Docu	PWR-PROCESSOR_DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
DATE	16/07/27	16/07/27	16/07/27	16/07/27	16/07/27

```
Module model information
ISL62771_CZ_GFX35W_V1A.mdd for IC portion
ISL62771_CZ_GFX35W_V1B.mdd for SW portion
```



Item	Reason for change	PG#	Modify List	Date	Phase
1	導 17-M1-70	P49	PR1408改M170@ PR1410從-short 改M150 @ PR1428 ,PR1450改M150 @ 新增 PC141 , PC145 都改為 M1 70 @ PC1417 from 150P change to 270P PR1424 M130 pop 1.37K M170 pop 1K PR1421 A phase 線是否 p op	2016/11/3	
3					
4					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					